Abstract-This paper presents a brief overview of the upgrades of the readout electronics for the ALICE TPC detector for the coming years. The LHC is currently in Long Shutdown 1 following a successful first run, and upgrades of the detectors are underway to support the higher particle interaction rates planned for the next run. For the TPC, the increase in data due to the higher interaction rate and higher energy will cause a bottleneck in the Readout Control Unit and a new board is in development which increases the data-link speed to the backend. Another more general upgrade of the ALICE experiment is planned for Long Shutdown 2, foreseen to start in 2018. In this case the goal is to cope with an even higher interaction rate of 50 kHz for PbPb collisions. The present Multi-Wire Proportional Chambers of the TPC will then be replaced by Gas Electron Multiplier technology. At the same time, the front-end electronics and readout system will also be replaced.
I. INTRODUCTION
T HE Large Hadron Collider (LHC) accelerates protons and lead ions close to the speed of light and collides them at the four experimental areas along the beamline. One of the LHC experiments is A Large Ion Collider Experiment (ALICE) [1] .
The ALICE detector is comprised of several sub-detectors, of which one is the Time Projection Chamber (TPC) [2] . The TPC is the main tracking detector of ALICE. It is a 90 m 3 gas-filled cylinder with a Multi Wire Proportional Chamber (MWPC) readout on both end plates, with 557 568 readout pads. The signals from these pads are passed to 4356 frontend cards (FECs) mounted directly behind each end plate. Data from the FECs are further branched down to 216 Readout Control Units (RCUs) which are then connected to the rest of the ALICE readout chain.
Following a successful running period from November 2009 to January 2013 (Run 1) [3] , the LHC is currently shut down for maintenance and preparation for even higher energies and luminosities. This period, named Long Shutdown 1 (LS1), lasts until end of 2014.
For the next period, from 2015 to 2018 (Run 2), a higher peak luminosity for Pb-Pb collisions with corresponding higher particle interaction rates is expected. To get maximum benefit from the delivered luminosities, the most attractive data taking scenario for ALICE foresees data taking rates of at least a factor two faster than what can be achieved with the current TPC readout electronics.
Run 3 follows LS2 in 2018, with an expected peak luminosity of 6 50 kHz for Pb-Pb collisions [4] . Since the TPC drift time of about 100 μs is 5 times longer than the average time between interactions, the presently employed MWPCs are not sufficient and they will be replaced by Gas Electron Multipliers (GEMs). At the same time the front-end electronics needs to be replaced to match the new readout chamber technology and increased data rates. This paper presents a brief overview of the upgrades of the readout electronics for the ALICE TPC detector for the coming years.
II. PRESENT TPC ELECTRONICS
A single readout channel, as shown in Fig. 1 , is comprised of three basic functional units:
• A charge sensitive amplifier/shaper • A 10-bit 10 MSps low power Analog Digital Converter (ADC) • A digital circuit that contains a tail cancellation, baseline subtraction and zero-suppression filter, and a multipleeven buffer The amplifier stage is contained in a single chip named PreAmplifier and ShAper (PASA) [6] , while the ADC and digital circuits are contained in the ALICE TPC ReadOut (ALTRO) [7] chip. Each chip handles 16 input channels for a total of 128 channels per front-end card (FEC), where each channel corresponds to a single pad on the TPC detector.
The RCU acquires the data from up to 25 FECs over two multidrop, parallel Gunning Transceiver Logic (GTL) buses, each with a bandwidth of 1.6 Gbps. The acquired data is sent on to the Data Acquisition System (DAQ) over a 1.28 Gbps optical link (DDL). An overview can be seen in Fig. 2 .
The current system acquires data on a double-trigger scheme, where a trigger is sent to the FECs at each interaction, and a second trigger is sent within~100 us after the first, 978-1-4799-3659-5/14/$31.00 ©2014 IEEE Fig. 2 . Overview of the present TPC readout electronics [8] .
indicating if the data from the current interaction should be kept.
III. LONG SHUTDOWN 1 UPGRADES
When the original RCU was conceived 12 years ago, the norm for high-speed interfacing was to use parallel buses instead of serial. Furthermore, radiation tolerant flash based FPGAs were still too small to be usable for a complete design, so SRAM based were chosen instead. For the following Run 2 these design choices have become the limiting factor for a satisfactory operation of the TPC.
The present system is able to handle an event readout rate of 250 Hz, depending on the number of tracks per event [9] , while an event readout rate of at least 400 Hz is envisaged for the ALICE central barrel detectors in Run 2. As the time available for installation is too short, a change of the frontend bus and FECs is not possible as this would necessitate a change of the FEC ASICs also. The option is then instead to split the two existing FEC branches into four branches to double the total bandwidth available to the RCU. To keep with the increased bandwidth in to the RCU a faster optical link (DDL2) of 5 Gbps was chosen for the connection to the DAQ.
Stability issues have been observed during Run 1, some of which can be traced to Single Event Upsets (SEUs) in the SRAM based FPGAs. SEU mitigation is already handled through Active Partial Reconfiguration, which means the remaining mitigation would need to be done in firmware. As all the resources in the FPGA has been utilized, no extra design level mitigation is possible. As a consequence the functionality of the four previous FPGAs will be combined into one Microsemi SmartFusion2 System-on-Chip FPGA. This device is a state of the art flash-based FPGA that has SEU immune configuration memory, as well as several other radiation tolerance measures implemented.
A new board, the RCU2, has been designed using the same form factor as before so to reuse the existing cooling, cabling and connections, minimizing the amount of installation work needed for commissioning.
IV. LONG SHUTDOWN 2 UPGRADES
A longer shutdown of two years, starting from 2018, leaves room for larger upgrades of the detector. As the following run period will have interaction intervals shorter than the particle drift time in the detector, a triggerless, continuous readout will be implemented. At the envisaged interaction rate, this Fig. 3 . Overview of the TPC readout architecture for Run3 [11] .
corresponds to a collected average data rate of about 1 TB/s from the full detector.
To handle these high read-out rates, a new front-end chip named SAMPA, is in development. It combines the PASA and ALTRO chips' functionality into one and doubles the amount of channels connected to one chip. The previous parallel bus structure is replaced by individual 320 Mbps serial links, four for each front-end chip for a total of 1.2 Gbps per chip.
As the interface to the front-end cards changes, a new RCU is also needed. To avoid the radiation related design and validation issues for a new RCU, a choice was made to move the new device to the control room instead. The new device, named the Common Readout Unit (CRU), will be a common venture between different detectors in the ALICE experiment.
The interface between the CRU and the front-end cards is handled through a 4.8 Gbps bidirectional optical links. To reduce the number of links exiting a FEC, the serial links from up to 5 front-end chips can be concatenated into one optical link through the GBTx ASIC [10] , a radiation hard data and timing transceiver developed at CERN.
An overview of the planned architecture for Run 3 can be seen in Fig. 3 .
V. OUTLOOK AND CONCLUSION
A new board, the RCU2, which rectifies most of the current limitations of the original RCU in addition to satisfy the higher readout-speeds needed for Run 2 is currently in the prototyping stage aimed at installation in November 2014.
For Run 3 a new front-end ASIC, the SAMPA, which satisfies the requirements for running with continuous mode and being compatible with the new GEM readout has been described. In combination with the CRU this creates a full new readout system for the TPC detector.
